

Read/Write	ADR	HEXADR	NAME	Description	OS
Read	53768	\$D208	ALLPOT	Audio control	all
Write	53768	\$D208	AUDCTL	Pot Port State	all

## AUDCTL (Write)#

AUDCTL is the option byte which affects all sound channels. This bit assignment is:

Bit	Description
7	0=17 bit poly counter 1=9 bit polynomial noise
6	0=clock channel 1 with 64kHz 1=Clock channel one with 1.79 MHz (NTSC) or 1.77MHz (PAL)
5	0=clock channel 3 with 64kHz 1=Clock channel three with 1.79 MHz (NTSC) or 1.77MHz (PAL)
4	0=clock channel 2 with 64kHz 1=Join channels two and one (16 bit, with 2/4=MSB, 1/2=LSB)
3	0=clock channel 4 with 64kHz 1=Join channels four and three (16 bit, with 2/4=MSB, 1/2=LSB)
2	1=Insert high pass filter into channel one, clocked by channel two
1	1=Insert high pass filter into channel three, clocked by channel four
0	0=main clock base 64 KHz 1=16 KHz main clock base

## ALLPOT (Read)#

Shows if the readings of the pots are (already) valid.

Bit	Paddle	Shadow	Register
0	Paddle 0	<a href="#">PADDL0</a>	<a href="#">POT0</a>
1	Paddle 1	<a href="#">PADDL1</a>	<a href="#">POT1</a>
2	Paddle 2	<a href="#">PADDL2</a>	<a href="#">POT2</a>
3	Paddle 3	<a href="#">PADDL3</a>	<a href="#">POT3</a>
4	Paddle 4	<a href="#">PADDL4</a>	<a href="#">POT4</a>
5	Paddle 5	<a href="#">PADDL5</a>	<a href="#">POT5</a>
6	Paddle 6	<a href="#">PADDL6</a>	<a href="#">POT6</a>
7	Paddle 7	<a href="#">PADDL7</a>	<a href="#">POT7</a>

If a bit equals zero (0), then the register value for that pot (e.g. Bit 0 = [POT0](#)) is valid; if the Bit is one (1), then the value is not (yet) valid, because the reading/scan is not finished yet or there is no paddle connected.

see also: [Controller topics](#), [POTGO](#), [ALLPOT](#), [SKCTL](#)

previous: [AUDC4,POT7](#)

next: [STIMER,KBCODE](#)