AUDCTL
Back to current versionRestore this version
Read/WriteADRHEXADRNAMEDescriptionOS
Read53768$D208ALLPOTAudio controlall
Write53768$D208AUDCTLPot Port Stateall

AUDCTL (Write)#

AUDCTL is the option byte which affects all sound channels. This bit assignment is:
BitDescription
7 Makes the 17 bit poly counter into nine bit poly
6 Clock channel one with 1.79 MHz
5 Clock channel three with 1.79 MHz
4 Join channels two and one (16 bit)
3 Join channels four and three (16 bit)
2 Insert high pass filter into channel one, clocked by channel two
1 Insert high pass filter into channel two, clocked by channel four
0 Switch main clock base from 64 KHz to 15 KHz to be done

ALLPOT (Read)#

BitPaddle
0Paddle 0, PADDL0, POT0
1Paddle 1, PADDL1, POT1
2Paddle 2, PADDL2, POT2
3Paddle 3, PADDL3, POT3
4Paddle 4, PADDL4, POT4
5Paddle 5, PADDL5, POT5
6Paddle 6, PADDL6, POT6
7Paddle 7, PADDL7, POT7
If a bit is set to zero, then the register value for that pot is valid (it's in use); if it is one, then the value is not valid.
see also: Controller topics, POTGO, ALLPOT

previous: AUDC4,POT7

next: STIMER