This page (revision-14) was last changed on 03-Feb-2023 15:21 by Stefan Haubenthal 

This page was created on 20-Mar-2010 15:29 by Florian Dingler

Only authorized users are allowed to rename pages.

Only authorized users are allowed to delete pages.

Page revision history

Version Date Modified Size Author Changes ... Change note
14 03-Feb-2023 15:21 6 KB Stefan Haubenthal to previous
13 23-Jul-2010 16:45 6 KB Stefan Haubenthal to previous | to last Zeile verrutscht
12 23-Jul-2010 12:46 6 KB Gromit to previous | to last
11 21-Mar-2010 11:47 6 KB Florian Dingler to previous | to last
10 21-Mar-2010 11:39 4 KB Florian Dingler to previous | to last
9 21-Mar-2010 11:32 3 KB Florian Dingler to previous | to last
8 20-Mar-2010 20:45 2 KB Florian Dingler to previous | to last
7 20-Mar-2010 16:03 2 KB Florian Dingler to previous | to last
6 20-Mar-2010 15:52 1 KB Florian Dingler to previous | to last
5 20-Mar-2010 15:51 1 KB Florian Dingler to previous | to last
4 20-Mar-2010 15:47 1 KB Florian Dingler to previous | to last
3 20-Mar-2010 15:40 1 KB Florian Dingler to previous | to last
2 20-Mar-2010 15:37 1 KB Florian Dingler to previous | to last
1 20-Mar-2010 15:29 831 bytes Florian Dingler to last

Page References

Incoming links Outgoing links

Version management

Difference between version and

At line 42 changed one line
6 see [STRIG0]-[STRIG3], also Light Pen Input, see [LPENV], [LPENH]
6 see [STRIG0]-[STRIG3], also Light Pen Input, see [LPENV], [LPENH], (400 supports a light pen or 7. +5V light gun in port 4 only)
At line 44 added one line
At line 93 changed one line
to be added
on all machines; "Left Cartridge" on 800
{{{
A B C D E F H J K L M N P R S
o o o o o o o o o o o o o o o
o o o o o o o o o o o o o o o
1 15
}}}
||upper row||lower row
|1. _S4 Chip Select--$8000 to $9FFF |A. RD4 ROM present- $8000 to $9FFF
|2. A3 CPU Address bus line |B. GND Ground
|3. A2 CPU Address bus line |C. A4 CPU Address bus line
|4. A1 CPU Address bus line |D. A5 CPU Address bus line
|5. A0 CPU Address bus line |E. A6 CPU Address bus line
|6. D4 CPU Data bus line |F. A7 CPU Address bus line
|7. D5 CPU Data bus line |H. A8 CPU Address bus line
|8. D2 CPU Data bus line |J. A9 CPU Address bus line
|9. D1 CPU Data bus line |K. A12 CPU Address bus line
|10. D0 CPU Data bus line |L. D3 CPU Data bus line
|11. D6 CPU Data bus line |M. D7 CPU Data bus line
|12. _S5 Chip Select--$A000 to $BFFF |N. A11 CPU Address bus line
|13. +5V |P. A10 CPU Address bus line
|14. RD5 ROM present--$A000 to $BFFF |R. _R/W CPU read/write
|15. _CCTL Cartridge control select |S. B02,Phi2 CPU Phase 2 clock
_=active low
At line 103 changed 4 lines
|A. Reserved | 1. EXTSEL' External Select
|B. IRQ' Interrupt request | 2. RST' Reset output
|C. HALT' Halt CPU |3. D1XX' Chip select at area $D1xx
|D. A13 CPU Address bus line | 4. MPD' Math Pack (FP) Disable
|A. Reserved | 1. _EXTSEL External Select
|B. _IRQ Interrupt request | 2. _RST Reset output
|C. _HALT Halt CPU |3. _D1XX Chip select at area $D1xx
|D. A13 CPU Address bus line | 4. _MPD Math Pack (FP) Disable
At line 108 changed one line
|F. A15 CPU Address bus line | 6. REF' Refresh cycle
|F. A15 CPU Address bus line | 6. _REF Refresh cycle
At line 134 added one line
_=active low